V43716C04VDTG-75 データシートの表示（PDF） - Mosel Vitelic Corporation
部品番号
コンポーネント説明
一致するリスト
V43716C04VDTG-75
Mosel Vitelic Corporation
V43716C04VDTG-75 Datasheet PDF : 12 Pages
| |||
MOSEL VITELIC
V437216C04VDTG-75
Serial Presence Detect Information
A serial presence detect storage device –
E2PROM – is assembled onto the module. Informa-
tion about the module configuration, speed, etc. is
SPD-Table for 75 modules:
written into the E2PROM device during module pro-
duction using a serial presence detect protocol (I2C
synchronous 2-wire bus)
Byte Number Function Described
0
Number of SPD bytes
1
Total bytes in Serial PD
2
Memory Type
3
Number of Row Addresses (without BS bits)
4
Number of Column Addresses (for x4 SDRAM)
5
Number of DIMM Banks
6
Module Data Width
7
Module Data Width (continued)
8
Module Interface Levels
9
SDRAM Cycle Time at CL=3
10
SDRAM Access Time from Clock at CL=3
11
Dimm Config (Error Det/Corr.)
12
Refresh Rate/Type
13
SDRAM width, Primary
14
Error Checking SDRAM Data Width
15
Minimum Clock Delay from Back to Back Random
Column Address
16
Burst Length Supported
17
Number of SDRAM Banks
18
Supported CAS Latencies
19
CS Latencies
20
WE Latencies
21
SDRAM DIMM Module Attributes
22
SDRAM Device Attributes: General
23
Minimum Clock Cycle Time at CAS Latency = 2
24
Maximum Data Access Time from Clock for CL = 2
25
Minimum Clock Cycle Time at CL = 1
26
Maximum Data Access Time from Clock at CL = 1
27
Minimum Row Precharge Time
28
Minimum Row Active to Row Active Delay tRRD
29
Minimum RAS to CAS Delay tRCD
30
Minimum RAS Pulse Width tRAS
SPD Entry Value
128
256
SDRAM
12
10
1
72
0
LVTTL
7.5 ns
5.4 ns
ECC
Self-Refresh, 15.8µs
x4
n/a / x4
tccd = 1 CLK
1, 2, 4, 8, full page
4
CL = 3
CS Latency = 0
WL = 0
Registered/Buffered
Vcc tol ± 10%
Not Supported
Not Supported
Not Supported
Not Supported
20 ns
15 ns
20 ns
45 ns
Hex Value
16Mx72
80
08
04
0C
0A
01
48
00
01
75
54
02
80
04
04
01
8F
04
04
01
01
1F
0E
00
00
00
00
14
0F
14
2D
V437216C04VDTG-75 Rev. 1.2 July 2001
4
Share Link: