HEC40098BDB データシートの表示（PDF） - Philips Electronics
部品番号
コンポーネント説明
一致するリスト
HEC40098BDB Datasheet PDF : 4 Pages
| |||
Philips Semiconductors
3-state hex inverting buffer
Product specification
HEF40098B
buffers
AC CHARACTERISTICS
VSS = 0 V; Tamb = 25 °C; CL = 50 pF; input transition times ≤ 20 ns
VDD
V
SYMBOL TYP. MAX.
Propagation delays
In → On
HIGH to LOW
LOW to HIGH
Output transition times
HIGH to LOW
LOW to HIGH
3-state propagation delays
Output disable times
EO2, EO4 → On
HIGH
LOW
Output enable times
EO2, EO4 → On
HIGH
LOW
5
10
tPHL
15
5
10
tPLH
15
5
10
tTHL
15
5
10
tTLH
15
5
10
tPHZ
15
5
10
tPLZ
15
5
10
tPZH
15
5
10
tPZL
15
80 160 ns
35 70 ns
25 50 ns
65 130 ns
30 60 ns
25 50 ns
30 60 ns
15 30 ns
10 20 ns
35 70 ns
20 40 ns
15 30 ns
45 85 ns
35 65 ns
30 60 ns
65 135 ns
40 80 ns
35 70 ns
70 140 ns
35 75 ns
30 65 ns
90 185 ns
40 85 ns
35 70 ns
TYPICAL EXTRAPOLATION
FORMULA
70 ns + (0,20 ns/pF) CL
31 ns + (0,08 ns/pF) CL
22 ns + (0,06 ns/pF) CL
50 ns + (0,30 ns/pF) CL
24 ns + (0,13 ns/pF) CL
23 ns + (0,05 ns/pF) CL
15 ns + (0,30 ns/pF) CL
10 ns + (0,11 ns/pF) CL
7 ns + (0,07 ns/pF) CL
10 ns + (0,50 ns/pF) CL
8 ns + (0,24 ns/pF) CL
6 ns + (0,18 ns/pF) CL
Dynamic power
dissipation per
package (P)
January 1995
VDD
V
TYPICAL FORMULA FOR P (µW)
5
5 000 fi + ∑ (foCL) × VDD2
10
22 800 fi + ∑ (foCL) × VDD2
15
81 000 fi + ∑ (foCL) × VDD2
where
fi = input freq. (MHz)
fo = output freq. (MHz)
CL = load cap. (pF)
∑ (foCL) = sum of outputs
VDD = supply voltage (V)
4
Share Link: 