AS1545 データシートの表示（PDF） - austriamicrosystems AG
部品番号
コンポーネント説明
一致するリスト
AS1545 Datasheet PDF : 34 Pages
| |||
AS1545
Datasheet - Electrical Characteristics
Timing Characteristics
AVDD = DVDD = 2.7V to 5.25V, VDRIVE = 2.7V to AVDD/DVDD, internal/external reference = 2.5V, TA = -40 to +85°C
(unless otherwise specified).
Table 4. Timing Characteristics1
Parameter
Symbol
Conditions
Min Typ Max Units
Master Clock Frequency
fSCLK
1
Conversion Time
Quiet Time
tCONVERT
tSCLK = 1/fSCLK
fSCLK = 20 MHz
tQUIET
Minimum time between end of serial
read and next falling edge of CSN
30
20
15 x
tSCLK
750
MHz
ns
ns
CSN Fall to SCLK Fall Setup
Time
tCSS
VIL of CSN to VIL of SCLK
10
ns
CSN Fall to DOUT Enable
SCLK Fall to DOUT Valid2
SCLK Fall to DOUT Hold3
SCLK Low Pulse Width
SCLK High Pulse Width
CSN Rise to DOUT Disable
CSN Minimum Pulse Width
SCLK Fall to DOUT Disable
tCSDOE
VIL of CSN to Corner of DOUT
tDOV
VDD = 2.7V
VDD = 5.25V
VDD = 2.7V
10
tDOH
VDD = 5.25V
5
tCL
VIL to VIL of SCLK
0.4
tSCLK
tCH
VIH to VIH of SCLK
0.4
tSCLK
tCSDOD VIH of CSN to corner of DOUT to Tristate
tCSPW
VIH to VIH of CSN
30
tDOD
VIH of SCLK to corner of DOUT to
Tristate
5
15
ns
40
ns
10
ns
0.6
tSCLK
0.6
tSCLK
20
ns
ns
50
ns
1. Based on simulation and characterised samples.
2. VIL of SCLK to VOH of DOUT (rising edge) / VOL of DOUT (falling edge)
3. VIL of SCLK to VOL of DOUT (rising edge) / VOH of DOUT (falling edge)
Figure 3. Timing Diagram
CSN
tCSS
tCH
SCLK
1
2
3
4
5
DOUTA
DOUTB
tCSDOE
0
THREE-
0
0 DB11
STATE
3 LEADING ZEROES
tDOH
tDOV
DB10 DB9
B
14
tCL
tCSDOD
DB2 DB1 DB0
tCSPW
tQUIET
THREE-STATE
www.austriamicrosystems.com
Revision 1.01
9 - 34
Share Link: 