AN8497SA データシートの表示（PDF） - Panasonic Corporation

部品番号

コンポーネント説明

一致するリスト

AN8497SA

3-channel linear input PWM driver IC

Panasonic Corporation 

AN8497SA

I Absolute Maximum Ratings (continued)

Note) *4: Use within the range of not exceeding PD = 400 mW without heat sink and at Ta = 75°C in accordance with an allowable

power dissipation characteristic curve of "I Application Note".

*5: o = 2, 3, 30, 31

*6: p = 24, 27

*7: m = 2, 3, 4, 24, 27, 29, 30, 31

*8: n = 4, 5, 6, 7, 8, 9, 10, 11, 12, 13 ,15, 17, 18, 19, 22, 28

I Recommended Operating Range

Parameter

Symbol

Range

Unit

Supply voltage

SVDD

4.5 to 5.0 to 5.5

V

VM12 , VM3

3.5 to 5.0 to 5.5

I Electrical Characteristics at SVDD = VM12 = VM3 = 5 V, VREF = 1.65 V, SB = 3.3 V, RL = 8 Ω, Ta = 25°C

Parameter

Symbol

Conditions

Min Typ Max Unit

Power supply current at standby

Control supply current at standby

Control supply current at no input

Charge pump

IVMS

ISVS

ISVA

SB = "L"

SB = "L", VREF = 0 V

SB = "H"

  10 µA

  10 µA

 5 10 mA

Output voltage

Current output capability

Triangular wave generation circuit

VPMP

VPMPL

IPMP = 0 mA

IPMP = −1 mA

7.0 8.4 9.8 V

5.9 7.3 8.7 V

Sink current

Source current

Self-running oscillation frequency

Driver block

ICTSN

ICTSR

fTR

VCT = 1.6 V

VCT = 0.1 V

CCT = 100 pF

133 153 173 µA

37 44 51 µA

175 200 225 kHz

Channel 1, 2 output on resistance

(upper/lower)

RON1 , RON2 RL = 8 Ω

 1.4 2.3 Ω

Channel 3 output on resistance

(upper/lower)

RON3 RL = 8 Ω

 0.8 1.6 Ω

Output offset voltage

Voltage gain "+"

VOS



−50  50 mV

G



12.0 14.0 16.0 dB

"+" / "−" relative gain

Dead zone converted to input

SVDD reset

Reset supply voltage

VREF reset

High-level input voltage

Low-level input voltage

Standby operation

GR

VDZ

VRESH

VRRH

VRRL



−1.5  1.5 dB



0 10 30 mV



4.5   V



1.35   V



  0.7 V

High-level input voltage

Low-level input voltage

VSBH

VSBL



2.7   V



  0.8 V

SDD00010BEB

3

Share Link: