datasheetbank_Logo
データシート検索エンジンとフリーデータシート

AM79C970 データシートの表示(PDF) - Advanced Micro Devices

部品番号
コンポーネント説明
メーカー
AM79C970 Datasheet PDF : 168 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
PRELIMINARY
AMD
Basic Burst Write Cycles
The PCnet-PCI controller provides a burst mode to write
data to the receive buffer. The burst mode must be en-
abled by setting BWRITE in BCR18. All PCnet-PCI con-
troller burst write transfers are of the PCI command type
Memory Write (type 7). AD[1:0] will both be ZERO dur-
ing the address phase indicating a linear burst order. All
four byte enable signals will be ZERO during the data
phase as the PCnet-PCI controller always writes a full
32-bit word when in burst mode.
Figure 6 shows a typical burst write access. The PCnet-
PCI controller arbitrates for the bus, is granted access,
and writes four 32-bit words (DWORDs) from system
memory and then releases the bus. In this example, the
memory system extends the data phase of the first ac-
cess by one wait state. The following three data phases
take one clock cycle each, which is determined by the
timing of TRDY.
CLK
1
2
3
4
5
6
7
8
9
10
FRAME
AD
ADDR DATA
DATA DATA DATA
C/BE
0111
0000
PAR
PAR PAR
PAR PAR PAR
IRDY
TRDY
DEVSEL
REQ
GNT
DEVSEL is sampled by the PCnet-PCI controller.
Figure 6. Burst Write Cycles
18220C-8
Am79C970
1-893

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]