PDM41257LA7SOTR データシートの表示（PDF） - Paradigm Technology
部品番号
コンポーネント説明
一致するリスト
PDM41257LA7SOTR Datasheet PDF : 7 Pages
| |||
Write Cycle No. 1 (Write Enable Controlled)
t WC
ADDR
t AW
t CW
t AH
CE
t AS
WE
t WP
DIN
DOUT
t HZWE
t DS
t DH
DATA VALID
HIGH Z
t LZWE
PDM41257
Write Cycle No. 2 (Chip Enable Controlled)
ADDR
CE
t WC
t AW
tAS
tCW
t AH
t WP
WE
t DS
t DH
DIN
DATA VALID
UNDEFINED
DON'T CARE
AC Electrical Characteristics
Description
-7(6)
-8(6)
-10(6)
-12
-15
WRITE Cycle
WRITE cycle time
Chip enable to end of write
Address valid to end of write
Address setup time
Address hold from end of write
Write pulse width
Data setup time
Data hold time
Write disable to output in low Z(4,5)
Write enable to output in high Z(4,5)
SHADED AREA = PRELIMINARY DATA
Sym Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units
tWC
7
8
10
12
15
ns
tCW
7
8
10
10
12
ns
tAW
7
8
10
10
12
ns
tAS
0
0
0
0
0
ns
tAH
0
0
0
0
0
ns
tWP
7
8
10
10
11
ns
tDS
6
7
7
7
8
ns
tDH
0
0
0
0
0
ns
tLZWE
0
0
0
0
0
ns
tHZWE
3
3
3
3
3
ns
6
Rev. 2.2 - 4/27/98
Share Link: 