datasheetbank_Logo
データシート検索エンジンとフリーデータシート

ADL5374ACPZ-WP データシートの表示(PDF) - Analog Devices

部品番号
コンポーネント説明
一致するリスト
ADL5374ACPZ-WP
ADI
Analog Devices ADI
ADL5374ACPZ-WP Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADL5374
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
COM1 1
COM1 2
VPS1 3
VPS1 4
VPS1 5
VPS1 6
ADL5374
TOP VIEW
(Not to Scale)
18 VPS5
17 VPS4
16 VPS3
15 VPS2
14 VPS2
13 VOUT
Figure 2. Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
1, 2, 7, 10 to 12, 21, 22 COM1 to COM4
3 to 6, 14 to 18
VPS1 to VPS5
8, 9
13
19, 20, 23, 24
LOIP, LOIN
VOUT
IBBP, IBBN, QBBN, QBBP
Exposed Paddle
Description
Input Common Pins. Connect to ground plane via a low impedance path.
Positive Supply Voltage Pins. All pins should be connected to the same supply (VS).
To ensure adequate external bypassing, connect 0.1 μF capacitors between each pin and
ground. Adjacent power supply pins of the same name can share one capacitor (see Figure 25).
50 Ω Differential Local Oscillator Inputs. Internally dc-biased. Pins must be ac-coupled.
See Figure 8 for LO input impedance.
Device Output. Single-ended RF output. Pin should be ac-coupled to the load. The output
is ground referenced.
Differential In-Phase and Quadrature Baseband Inputs. These high impedance inputs
must be dc-biased to 500 mV dc and must be driven from a low impedance source.
Nominal characterized ac signal swing is 700 mV p-p on each pin. This results in a
differential drive of 1.4 V p-p with a 500 mV dc bias. These inputs are not self-biased and
must be externally biased.
Connect to ground plane via a low impedance path.
Rev. 0 | Page 6 of 20

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]