AD9626-250EBZ データシートの表示（PDF） - Analog Devices

部品番号

コンポーネント説明

一致するリスト

AD9626-250EBZ

12-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter

Analog Devices 

AD9626

SPECIFICATIONS

DC SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, TMIN = −40°C, TMAX = +85°C, fIN = −1.0 dBFS, full scale = 1.25 V, single port output mode, DCS enabled,

unless otherwise noted.

Table 1.

Parameter1

RESOLUTION

ACCURACY

No Missing Codes

Offset Error

Gain Error

Differential Nonlinearity (DNL)

Integral Nonlinearity (INL)

TEMPERATURE DRIFT

Offset Error

Gain Error

ANALOG INPUTS (VIN+, VIN−)

Differential Input Voltage Range2

Input Common-Mode Voltage

Input Resistance (Differential)

Input Capacitance

POWER SUPPLY

AVDD

DRVDD

Supply Currents

IAVDD 3

IDRVDD3/Single Port Mode4

IDRVDD3/Interleaved Mode5

Power Dissipation3

Single Port Mode4

Interleaved Mode5

Power-Down Mode Supply

Currents

IAVDD

IDRVDD

Standby Mode Supply Currents

IAVDD

IDRVDD

Temp

AD9626-170

Min Typ Max

12

Full

Guaranteed

25°C

4.0

Full −12

+12

25°C

1.4

Full −2.1

+4.5

25°C

0.3

Full −0.6

+0.6

25°C

0.7

Full −1.4

+1.4

Full

±8

Full

0.021

Full 0.98 1.25 1.5

Full

1.4

Full

4.3

25°C

2

Full 1.7

1.8

1.9

Full 1.58 1.8

1.9

Full

134 143

Full

17

18.5

Full

15

Full

Full

272 291

Full

268

Full

40

Full

170

Full

19

Full

170

AD9626-210

Min Typ Max

12

Guaranteed

4.0

−12

+12

1.4

−2.1

+4.5

0.3

−0.6

+0.6

0.6

−1.1

+1.1

±8

0.021

0.98 1.25 1.5

1.4

4.3

2

1.7

1.8

1.9

1.7

1.8

1.9

151 161

21

22

18

310 330

304

40

170 22

19

170 22

AD9626-250

Min Typ Max

12

Guaranteed

4.0

−12

+12

1.4

−2.1

+4.5

0.3

−0.6

+0.6

0.7

−1.7

+1.7

±8

0.021

0.98 1.25 1.5

1.4

4.3

2

1.7

1.8

1.9

1.7

1.8

1.9

178 191

24

25.5

20

364 390

357

40

170

19

170

Unit

Bits

mV

mV

% FS

% FS

LSB

LSB

LSB

LSB

μV/°C

%/°C

V p-p

V

kΩ

pF

V

V

mA

mA

mA

mW

mW

mW

μA

μA

mA

μA

1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and how these tests were completed.

2 The input range is programmable through the SPI, and the range specified reflects the nominal values of each setting. See the Memory Map section.

3 IAVDD and IDRVDD are measured with a −1 dBFS, 10.3 MHz sine input at rated sample rate.

4 Single data rate mode; this is the default mode of the AD9626.

5 Interleaved mode; user-programmable feature. See the Memory Map section.

Rev. 0 | Page 3 of 36

Share Link: