Pin No.
31
32
34
35
38
39
41
42
43
44
45
46
47
I/O
OUT
OUT
IN/OUT
IN/OUT
OUT
OUT
OUT
OUT
IN
IN
OUT
OUT
Mnemonic
SDATA_OUT2
SDATA_OUT3
LRCLK_OUT1
BCLK_OUT1
SDATA_OUT4/TDM_O1
SDATA_OUT5
SDATA_OUT6
SDATA_OUT7/DCSOUT
INVDD
VSUPPLY
VSENSE
VDRIVE
VREF
Description
Serial Data Output 2.
Serial Data Output 3.
Left/Right Clock Output 1.
Bit Clock Output 1.
Serial Data Output 4/TDM (8-Channel) Output 1.
Serial Data Output 5.
Serial Data Output 6.
Serial Data Output 7/Data Capture Output.
Input Voltage Reference.
Voltage Level Input to Regulator. Usually 3.3 V or 5 V.
Digital Power Level. Should be tied to VDD.
Drive for External PNP Transistor.
Reference Level for Voltage Regulator.
AD1940
Rev. 0 | Page 9 of 32