74VHC541 データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

一致するリスト

74VHC541

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

STMicroelectronics 

74VHC541

OCTAL BUS BUFFER

WITH 3 STATE OUTPUTS (NON INVERTED)

s HIGH SPEED: tPD = 3.5 ns (TYP.) at VCC = 5V

s LOW POWER DISSIPATION:

ICC = 4 µA (MAX.) at TA=25°C

s HIGH NOISE IMMUNITY:

VNIH = VNIL = 28% VCC (MIN.)

s POWER DOWN PROTECTION ON INPUTS

s SYMMETRICAL OUTPUT IMPEDANCE:

|IOH| = IOL = 8 mA (MIN)

s BALANCED PROPAGATION DELAYS:

tPLH ≅ tPHL

s OPERATING VOLTAGE RANGE:

VCC(OPR) = 2V to 5.5V

s PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 541

s IMPROVED LATCH-UP IMMUNITY

s LOW NOISE: VOLP = 0.9V (MAX.)

DESCRIPTION

The 74VHC541 is an advanced high-speed

CMOS OCTAL BUS BUFFER (3-STATE)

fabricated with sub-micron silicon gate and

double-layer metal wiring C2MOS technology.

The 3 STATE control gate operates as two input

AND such that if either G1 or G2 are high, all eight

outputs are in the high impedance state.

SOP

TSSOP

Table 1: Order Codes

PACKAGE

SOP

TSSOP

T&R

74VHC541MTR

74VHC541TTR

In order to enhance PC board layout, the

74VHC541 offers a pinout having inputs and

outputs on opposite sides of the package.

Power down protection is provided on all inputs

and 0 to 7V can be accepted on inputs with no

regard to the supply voltage. This device can be

used to interface 5V to 3V.

All inputs and outputs are equipped with

protection circuits against static discharge, giving

them 2KV ESD immunity and transient excess

voltage.

Figure 1: Pin Connection And IEC Logic Symbols

November 2004

Rev. 4

1/12

Share Link: