datasheetbank_Logo
データシート検索エンジンとフリーデータシート

74V1T70S データシートの表示(PDF) - STMicroelectronics

部品番号
コンポーネント説明
一致するリスト
74V1T70S
ST-Microelectronics
STMicroelectronics ST-Microelectronics
74V1T70S Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
®
74V1T70
s HIGH SPEED: tPD = 5.5 ns (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 1 µA (MAX.) at TA = 25 oC
s COMPATIBLE WITH TTL OUTPUTS:
VIH = 2V (MIN), VIL = 0.8V (MAX)
s POWER DOWN PROTECTION ON INPUT
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 8 mA (MIN)
s BALANCED PROPAGATION DELAYS:
tPLH tPHL
s OPERATING VOLTAGE RANGE:
VCC (OPR) = 4.5V to 5.5V
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74V1T70 is an advanced high-speed CMOS
SINGLE BUFFER fabricated with sub-micron
silicon gate and double-layer metal wiring C2MOS
technology.
SINGLE BUFFER
PRELIMINARY DATA
S
(SOT23-5L)
C
(SC-70)
ORDER CODE:
74V1T70S
74V1T70C
The internal circuit is composed of 2 stages
including buffer output, which provide high noise
immunity and stable output.
Power down protection is provided on input and 0
to 7V can be accepted on input with no regard to
the supply voltage. This device can be used to
interface 5V to 3V.
PIN CONNECTION AND IEC LOGIC SYMBOLS
October 1999
1/7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]