74LCX652 データシートの表示（PDF） - Fairchild Semiconductor

部品番号

コンポーネント説明

一致するリスト

74LCX652

Low Voltage Transceiver/Register with 5V Tolerant Inputs and Outputs

Fairchild Semiconductor 

Functional Description

In the transceiver mode, data present at the HIGH imped-

ance port may be stored in either the A or B register or

both.

The select (SAB, SBA) controls can multiplex stored and

real-time.

The examples below demonstrate the four fundamental

bus-management functions that can be performed with the

Octal bus transceiver and receiver.

Data on the A or B data bus, or both can be stored in the

internal D flip-flop by LOW to HIGH transitions at the

appropriate Clock Inputs (CPAB, CPBA) regardless of the

Select or Output Enable Inputs. When SAB and SBA are in

the real time transfer mode, it is also possible to store data

without using the internal D flip-flops by simultaneously

enabling OEAB and OEBA. In this configuration each Out-

put reinforces its Input. Thus when all other data sources to

the two sets of bus lines are in a HIGH impedance state,

each set of bus lines will remain at its last state.

Real-Time Transfer

Bus B to Bus A

Real-Time Transfer

Bus A to Bus B

OEAB OEBA CPAB CPBA SAB SBA

L

L

X

X XL

Transfer Storage

Data to A or B

OEAB OEBA CPAB CPBA SAB SBA

H

H

X

X

LX

Storage

OEAB OEBA CPAB CPBA SAB SBA

H

L H or L H or L H H

OEAB OEBA CPAB CPBA SAB SBA

X

 H

X XX

L

X

 X

XX

  L

H

XX

3

www.fairchildsemi.com

Share Link: