datasheetbank_Logo
データシート検索エンジンとフリーデータシート

74LCX374BQX データシートの表示(PDF) - Fairchild Semiconductor

部品番号
コンポーネント説明
一致するリスト
74LCX374BQX Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Logic Symbol
Connection Diagrams
Pin Assignments for
SOIC, SOP, SSOP, TSSOP
Pad Assignments for DQFN
(Top View)
Logic Diagram
Pin Descriptions
Pin Names
D0D7
CP
OE
O0O7
Description
Data Inputs
Clock Pulse Input
Output Enable Input
3-STATE Outputs
Truth Table
Inputs
Outputs
Dn
H
CP

OE
L
On
H
L

L
L
X
L
L
O0
X
X
H
Z
H HIGH Voltage Level
L LOW Voltage Level
X Immaterial
Z High Impedance
LOW-to-HIGH Transition
O0 Previous O0 before HIGH-to-LOW of CP
Functional Description
The LCX374 consists of eight edge-triggered flip-flops with
individual D-type inputs and 3-STATE true outputs. The
buffered clock and buffered Output Enable are common to
all flip-flops. The eight flip-flops will store the state of their
individual D inputs that meet the setup and hold time
requirements on the LOW-to-HIGH Clock (CP) transition.
With the Output Enable (OE) LOW, the contents of the
eight flip-flops are available at the outputs. When the OE is
HIGH, the outputs go to the high impedance state. Opera-
tion of the OE input does not affect the state of the flip-
flops.
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]