10XS3535(2011) データシートの表示（PDF） - Freescale Semiconductor

部品番号

コンポーネント説明

一致するリスト

10XS3535
(Rev.:2011)

Smart Front Corner Light Switch (Triple 10 mΩ and Dual 35 mΩ)

Freescale Semiconductor 

FUNCTIONAL DESCRIPTION

FUNCTIONAL PIN DESCRIPTION

CCSSB

CS

SCLK

SI

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

SO

OD15 OD14 OD13 OD12 OD11 OD10 OD9 OD8 OD7 OD6 OD5 OD4 OD3 OD2 OD1 OD0

NOTES: 1.

2.

3.

RNSToBteissin a logic H state during the above operation.

DO, D1, D21,...D. ,1a5nd: DD105rreellaatetetotothethmeomst oresctenret ocrednerteodrednetrryeodf perongtrraymodfadtaaitnatointhteoLdtUheXeviIcdCee.vice.

OD0, OD1,2O. DO2D, ..1.,5a:nOd ODD015rerelalattee ttootthheefirfsitrs1t61b6itsboiftsordoefreodrdfaeurlteadndfasutalttuasnddatastoauttuosf thdeaLdtaUeXvoicuICet .of the device.

Figure 8. Single 16-Bit Word SPI Communication

SERIAL INPUT (SI)

The SI pin is a serial interface command data input pin.

Each SI bit is read on the falling edge of SCLK. A 16-bit

stream of serial data is required on the SI pin, starting with

D15 to D0. SI has a passive pull-down, RDOWN.

SERIAL OUTPUT (SO)

The SO data pin is a tri-stateable output from the shift

register. The SO pin remains in a high-impedance state until

the CS pin is put into a logic [0] state. The SO data is capable

of reporting the status of the output, the device configuration,

and the state of the key inputs. The SO pin changes state on

the rising edge of SCLK and reads out on the falling edge of

SCLK.

CHIP SELECT (CS)

The CS pin enables communication with the master

device. When this pin is in a logic [0] state, the device is

capable of transferring information to, and receiving

information from, the master device. The 10XS3535 device

latches in data from the Input Shift registers to the addressed

registers on the rising edge of CS. The device transfers

status information from the power output to the Shift register

on the falling edge of CS. The SO output driver is enabled

when CS is logic [0]. CS should transition from a logic [1] to a

logic [0] state only when SCLK is a logic [0]. CS has a

passive pull-up, RUP.

Analog Integrated Circuit Device Data

Freescale Semiconductor

10XS3535

21

Share Link: