UPD4564323 データシートの表示（PDF） - NEC => Renesas Technology

部品番号

コンポーネント説明

一致するリスト

UPD4564323

64M-bit Synchronous DRAM 4-bank, LVTTL

NEC => Renesas Technology 

µPD4564323 for Rev. E

6. Programming the Mode Register

The mode register is programmed by the Mode register set command using address bits A10 through A0, BA0 and

BA1 as data inputs. The register retains data until it is reprogrammed or the device loses power.

The mode register has four fields;

Options

: A10 through A7, BA0, BA1

/CAS latency : A6 through A4

Wrap type : A3

Burst length : A2 through A0

Following mode register programming, no command can be issued before at least 2 CLK have elapsed.

/CAS Latency

/CAS latency is the most critical of the parameters being set. It tells the device how many clocks must elapse

before the data will be available.

The value is determined by the frequency of the clock and the speed grade of the device. 13.3 Relationship

between Frequency and Latency shows the relationship of /CAS latency to the clock period and the speed grade of

the device.

Burst Length

Burst Length is the number of words that will be output or input in a read or write cycle. After a read burst is

completed, the output bus will become Hi-Z.

The burst length is programmable as 1, 2, 4, 8 or full page.

Wrap Type (Burst Sequence)

The wrap type specifies the order in which the burst data will be addressed. This order is programmable as either

“Sequential” or “Interleave”. The method chosen will depend on the type of CPU in the system.

Some microprocessor cache systems are optimized for sequential addressing and others for interleaved

addressing. 7.1 Burst Length and Sequence shows the addressing sequence for each burst length using them.

Both sequences support bursts of 1, 2, 4 and 8. Additionally, sequence supports the full page length.

Data Sheet M14376EJ2V0DS00

19

Share Link: