UL634H256 データシートの表示（PDF） - Unspecified
部品番号
コンポーネント説明
一致するリスト
UL634H256 Datasheet PDF : 14 Pages
| |||
UL634H256
Software Controlled STORE/RECALL Cyclet, u, v, w (E = HIGH after STORE initiation)
tcR (29)
Ai
ADDRESS 1
E
DQi
Output
tsu(A)SR (33)
(34)
tw(E)SR
(35) th(A)SR
High Impedance
VALID
tcR (29)
ADDRESS 6
(33)
tsu(A)SR
th(A)SR
tw(E)SR
(34)
td(E)S (31)
(35)
tdis(E) (5)
td(E)R (32)
VALID
tdis(E)SR (30)
Software Controlled STORE/RECALL Cyclet, u, v, w (E = LOW after STORE initiation)
Ai
E
DQi
Output
tcR (29)
ADDRESS 1
tsu(A)SR (33)
tw(E)SR
(34)
(35) th(A)SR
High Impedance
VALID
ADDRESS 6
th(A)SR (35)
(33)
tsu(A)SR
td(E)S (31)
td(E)R (32)
VALID
tdis(E)SR (30)
u: If the chip enable pulse width is less then ta(E) (see READ cycle) but greater than or equal to tw(E)SR, then the data may not be valid at
the end of the low pulse, however the STORE or RECALL will still be initiated.
v: W must be HIGH when E is LOW during the address sequence in order to initiate a nonvolatile cycle. G may be either HIGH or LOW
throughout. Addresses 1 through 6 are found in the mode selection table. Address 6 determines whether the UL634H256 performs a
STORE or RECALL.
w: E must be used to clock in the address sequence for the software controlled STORE and RECALL cycles
January 09, 2002
9
Share Link: 