datasheetbank_Logo
データシート検索エンジンとフリーデータシート

RMPA2450 データシートの表示(PDF) - Fairchild Semiconductor

部品番号
コンポーネント説明
一致するリスト
RMPA2450
Fairchild
Fairchild Semiconductor Fairchild
RMPA2450 Datasheet PDF : 6 Pages
1 2 3 4 5 6
Application Information
CAUTION: THIS IS AN ESD SENSITIVE DEVICE.
The following briefly describes a procedure for evaluating
the high efficiency PHEMT amplifier packaged in a surface
mount package. It may be noted that the chip is a fully
monolithic amplifier for ISM band applications. Figure 1
shows the functional block diagram of the packaged
product.
Test Fixture
Figure 2 shows the outline and pin-out descriptions for the
packaged device. A typical test fixture schematic showing
external bias components is shown in Figure 3. Figure 4
shows typical layout of an evaluation board corresponding
to the schematic diagram. The following should be noted:
(1) Package pin designations are as shown in Figure 2.
(2) Vg1, Vg2 are the Gate Voltages (negative) applied at
the pins of the package
(3) Vgg1 = Vgg2 = Vgg is the negative supply voltage at
the evaluation board terminal
(4) Vd1, Vd2 are the Drain Voltages (positive) applied at
the pins of the package
(5) Vdd1 = Vdd2 = Vdd is the positive supply voltage at the
evaluation board terminal
Test Procedure for the Evaluation Board
(RMPA2450-TB)
The following sequence of procedure must be followed to
properly test the power amplifier:
CAUTION: LOSS OF GATE VOLTAGES (VG1, VG2)
WHILE DRAIN VOLTAGES (VD1,VD2) ARE PRESENT
MAY DAMAGE THE AMPLIFIER.
Step 1: Turn off RF input power.
Step 2:
Use GND terminal of the evaluation board for
DC supplies.
Apply gate supply voltages of typical -0.5V to
evaluation board terminals Vgg.
Step 3:
Apply drain supply voltages of +5.0V to evaluation
board terminals Vdd.
Adjust gate supply voltage, if needed, to set the
desired quiescent bias currents Idq (or to the
values as shown on the data summary
accompanying the product samples).
Step 4: After the bias condition is established, RF input
signal may now be applied.
Step 5: Follow turn-off sequence of:
(i) Turn off RF Input Power (ii) Turn down and off
Vdd (iii) Turn down and off Vgg
©2004 Fairchild Semiconductor Corporation
RMPA2450 Rev. C

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]