datasheetbank_Logo
データシート検索エンジンとフリーデータシート

ML2201 データシートの表示(PDF) - Oki Electric Industry

部品番号
コンポーネント説明
一致するリスト
ML2201 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
1Semiconductor
FEDL2201-01
ML2201–XXX
PIN DESCRIPTION
Pin No. Pin Name
1
ST
2
PI
3
GND
4
AOUT
5
VDD
6
XT
7
XT
8
PDWN
I/O
Description
The playback trigger pin.
The number of pulses input to the PI pin, while this pin is held “L”,
I
determines the Phrase Address for playback. At the ST’s rising edge, the
phrase address data is loaded into the LSI and playback starts. When no
pulse input to PI occurs while this pin is held “L”, the LSI recognizes it as the
“Stop Code” that results in stopping playback.
The address input pin.
I
The number of pulses input to this pin, while the ST pin is held “L”,
determines the Phrase Address for playback.
When 32 pulses are input, the internal counter returns to its initial value, “0”.
— The ground pin.
The analog output pin.
Configured as N-MOS open drain, analog signal is output in the form of
O change in output (attraction) current. While the PDWN pin being held “H”,
this pin is sustained at 1/2 level and thus the current keeps on flowing.
When shifting to standby state and shifting back to ready state from
standby, the pop-noise canceller is put to work.
The power supply pin.
Insert a 0.1 µF bypass capacitor between this pin and the GND pin.
The external clock input pin.
I The ceramic resonator connection pin for ceramic oscillation option under
development.
Keep this pin open.
The LSI’s operations may become unstable if this pin includes any
O capacitive component.
The ceramic resonator connection pin for ceramic oscillation option under
development.
The power down pin.
I
The LSI stays standby state while the pin being held “L”.
3/20

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]