datasheetbank_Logo
データシート検索エンジンとフリーデータシート

MAX31865 データシートの表示(PDF) - Maxim Integrated

部品番号
コンポーネント説明
一致するリスト
MAX31865
MaximIC
Maxim Integrated MaximIC
MAX31865 Datasheet PDF : 25 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MAX31865
RTD-to-Digital Converter
AC ELECTRICAL CHARACTERISTICS: SPI INTERFACE
(3.0V P VDD P 3.6V, TA = -40NC to +125NC, unless otherwise noted. Typical values are TA= +25NC, VDD = VDVDD = 3.3V.) (Notes 3
and 7) (Figure 1 and Figure 2)
PARAMETER
Data to SCLK Setup
SCLK to Data Hold
SCLK to Data Valid
SCLK Low Time
SCLK High Time
SCLK Frequency
SCLK Rise and Fall
CS to SCLK Setup
SCLK to CS Hold
CS Inactive Time
CS to Output High-Z
Address 01h or 02h Decoded to
DRDY High
SYMBOL
tDC
tCDH
tCDD
tCL
tCH
tCLK
tR, tF
tCC
tCCH
tCWH
tCDZ
CONDITIONS
(Notes 8, 9)
(Notes 8, 9)
(Notes 8, 9, 10)
(Note 9)
(Note 9)
(Note 9)
(Note 9)
(Note 9)
(Note 9)
(Note 9)
(Notes 8, 9)
tDRDYH After RTD register read access (Note 9)
MIN TYP MAX UNITS
35
ns
35
ns
80
ns
100
ns
100
ns
DC
5.0
MHz
200
ns
400
ns
100
ns
400
ns
40
ns
50
ns
Note 2: All voltages are referenced to ground when common. Currents entering the IC are specified positive.
Note 3: Limits are 100% production tested at TA= +25°C and/or TA= +85°C. Limits over the operating temperature range and rel-
evant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.
Note 4: For 15-bit settling, a wait of at least 10.5 time constants of the input RC network is required. Max startup time is calculated
with a 10kω reference resistor and a 0.1µF capacitor across the RTD inputs.
Note 5: The first conversion after enabling continuous conversion mode takes a time equal to the single conversion time for the
respective notch frequency.
Note 6: Specified with no load on the bias pin as the sum of analog and digital currents. No active communication. If the RTD
input voltage is greater than the input reference voltage, then an additional 400µA IDD can be expected.
Note 7: All timing specifications are guaranteed by design.
Note 8: Measured at VIH = 0.7V x VDVDD or VIL = 0.3 x VDVDD and 10ms maximum rise and fall times.
Note 9: Measured with 50pF load.
Note 10: Measured at VOH = 0.7 x VDVDD or VOL = 0.3 x VDVDD. Measured from the 50% point of SCLK to the VOH minimum of
SDO.
Maxim Integrated
  4

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]