IDT54FCT841CSO データシートの表示（PDF） - Integrated Device Technology

部品番号

コンポーネント説明

一致するリスト

IDT54FCT841CSO

HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES

Integrated Device Technology 

IDT54/74FCT841A/B/C

HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

FCT841A

FCT841B

FCT841C

Com'l.

Mil.

Com'l.

Mil.

Com'l.

Mil.

Symbol

tPLH

tPHL

tPLH

tPHL

tPLH

Parameter

Propagation Delay

DI to YI (LE = HIGH)

Propagation Delay

LE to YI

Propagation Delay, PRE to YI

Conditions(1) Min.(2) Max. Min.(2) Max. Min.(2) Max. Min.(2) Max. Min.(2) Max. Min.(2) Max. Unit

CL = 50pF

1.5 9.0 1.5 10.0 1.5 6.5 1.5 7.5 1.5 5.5 1.5 6.3 ns

RL = 500Ω

CL = 300pF(4) 1.5 13.0 1.5 15.0 1.5 13.0 1.5 15.0 1.5 13.0 1.5 15.0

RL = 500Ω

CL = 50pF 1.5 12.0 1.5 13.0 1.5 8.0 1.5 10.5 1.5 6.4 1.5 6.8 ns

RL = 500Ω

CL = 300pF(4) 1.5 16.0 1.5 20.0 1.5 15.5 1.5 18.0 1.5 15.0 1.5 16.0

RL = 500Ω

CL = 50pF 1.5 12.0 1.5 14.0 1.5 8.0 1.5 10.0 1.5 7.0 1.5 9.0 ns

tPHL

RL = 500Ω 1.5 14.0 1.5 17.0 1.5 10.0 1.5 13.0 1.5 9.0 1.5 12.0

tPHL

Propagation Delay, CLR to YI

1.5 13.0 1.5 14.0 1.5 10.0 1.5 11.0 1.5 9.0 1.5 10.0 ns

tPLH

1.5 14.0 1.5 17.0 1.5 10.0 1.5 10.0 1.5 9.0 1.5 9.0

tPZH

Output Enable Time OE to YI CL = 50pF 1.5 11.5 1.5 13.0 1.5 8.0 1.5 8.5 1.5 6.5 1.5 7.3 ns

tPZL

RL = 500Ω

CL = 300pF(4) 1.5 23.0 1.5 25.0 1.5 14.0 1.5 15.0 1.5 12.0 1.5 13.0

RL = 500Ω

tPHZ

Output Disable Time OE to Y I CL = 5pF(4) 1.5 7.0 1.5 9.0 1.5 6.0 1.5 6.5 1.5 5.7 1.5 6.0 ns

tPLZ

RL = 500Ω

CL = 50pF 1.5 8.0 1.5 10.0 1.5 7.0 1.5 7.5 1.5 6.0 1.5 6.3

RL = 500Ω

tSU

Data to LE Set-up Time

CL = 50pF 2.5 — 2.5 — 2.5 — 2.5 — 2.5 — 2.5 — ns

tH

Data to LE Hold Time

RL = 500Ω 2.5 — 3.0 — 2.5 — 2.5 — 2.5 — 2.5 — ns

tW

LE Pulse Width(3)

HIGH

4.0 — 5.0 — 4.0 — 4.0 — 4.0 — 4.0 — ns

tW

PRE Pulse Width(3)

LOW

5.0 — 7.0 — 4.0 — 4.0 — 4.0 — 4.0 — ns

tW

CLR Pulse Width(3)

LOW

4.0 — 5.0 — 4.0 — 4.0 — 4.0 — 4.0 — ns

tREM

Recovery Time PRE to LE

4.0 — 4.0 — 4.0 — 4.0 — 4.0 — 4.0 — ns

tREM

Recovery Time CLR to LE

3.0 — 3.0 — 3.0 — 3.0 — 3.0 — 3.0 — ns

NOTES:

1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. These parameters are guaranteed but not tested.

4. These conditions are guaranteed but not tested.

2607 tbl 07

7.22

5

Share Link: