datasheetbank_Logo
データシート検索エンジンとフリーデータシート

CS4611-CM データシートの表示(PDF) - Cirrus Logic

部品番号
コンポーネント説明
メーカー
CS4611-CM Datasheet PDF : 29 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CS4610/11
CrystalClear™ SoundFusion™ PCI Audio Accelerator
PLL/
Clock Gen
JBB1/LRCLK
JAB1/SDO2
JAB2/SDO3
ABITCLK/SCLK
ASYNC/FSYNC
ASDOUT/SDOUT
ASDIN/SDIN
Analog Out Pair 2
Analog Out Pair 3
Surround Left
Surround Right
Center
Sub
Analog Out Pair 1
Left
Right
16.9344 MCLK
SCLK
FSYNC
SDIN
SDOUT
MIDIIN
MIDOUT
CS4610 PCI
Accelerator
16.9344 MHz
Figure 11. CS4610 + CS423x Expanded 6-Channel Output Configuration
CS423x
ISA Codec
Pin Name
SCLK
FSYNC
SDOUT
SDIN
LRCLK
SDO2, SDO3
Direction
Input
Input
Output
Input
Output
Output
Functional Description
Main timing driver for digital audio link, both edges used internally for tim-
ing. Also functions as the source to the PLL for internal clock generation.
Framing signal for digital audio link, high time indicates left channel data
and low time indicates right channel data. FSYNC is sampled on the falling
edge of the SCLK input.
Primary output port serial data pin. This data is the CS4610 output stream
going to the CS423x DACs. SDOUT transitions on the rising edge of the
SCLK input.
Primary input port serial data pin. This data contains both CS423x ADC
data and the CS423x output data. SDIN is sampled on the falling edge of
the SCLK input.
Framing signal for external 4333 DACs, high time indicates left channel
data and low time indicates right channel data. LRCLK transitions on the
falling edge of the SCLK input.
Second and third output port serial data pins. These output streams are
the expanded output channels beyond the CS423x left / right pair. The
serial data on these pins transition on the falling edge of the SCLK input.
Note that this is a DIFFERENT SCLK edge than the one for the SDOUT
pin.
Table 4. Serial Audio Port Signal Summary for CS4610 + CS423x Expanded Output Configuration
DS241PP5
17

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]