datasheetbank_Logo
データシート検索エンジンとフリーデータシート

CDB5333 データシートの表示(PDF) - Cirrus Logic

部品番号
コンポーネント説明
一致するリスト
CDB5333 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CS5333
SWITCHING CHARACTERISTICS (TA = -10 to 70° C; VL = 1.7 V - 3.6 V; Inputs: Logic 0 = GND,
Logic 1 = VL, CL = 20 pF)
Parameters
Symbol
Min
Typ Max Units
Input Sample Rate
Base Rate Mode Fs
High Rate Mode Fs
2
-
50
kHz
50
-
100
kHz
MCLK Pulse Width High
MCLK/LRCK = 1024
8
-
-
ns
MCLK Pulse Width Low
MCLK/LRCK = 1024
8
-
-
ns
MCLK Pulse Width High
MCLK/LRCK = 768
10
-
-
ns
MCLK Pulse Width Low
MCLK/LRCK = 768
10
-
-
ns
MCLK Pulse Width High
MCLK/LRCK = 512
MCLK Pulse Width Low
MCLK/LRCK = 512
MCLK Pulse Width High MCLK / LRCK = 384 or 192
15
-
-
ns
15
-
-
ns
21
-
-
ns
MCLK Pulse Width Low MCLK / LRCK = 384 or 192
21
-
-
ns
MCLK Pulse Width High MCLK / LRCK = 256 or 128
31
-
-
ns
MCLK Pulse Width Low MCLK / LRCK = 256 or 128
Master Mode
31
-
-
ns
SCLK Falling to LRCK Edge
SCLK Falling to SDATA Valid
SCLK Duty Cycle
Slave Mode
tslrd
-20
-
20
ns
tsdo
0
-
20
ns
40
50
60
%
LRCK Duty Cycle
-
50
-
%
SCLK Pulse Width Low
SCLK Pulse Width High
SCLK Period
Base Rate Mode
High Rate Mode
tsclkl
tsclkh
tsclkw
tsclkw
20
20
----------1-----------
( 128 )F s
(---6---4--1--)--F----s--
-
-
ns
-
-
ns
-
-
ns
-
-
ns
SCLK Falling to LRCK Edge
SCLK Falling to SDATA Valid
tslrd
Base Rate Mode tdss
High Rate Mode tdss
-20
-
20
ns
-
-
1
ns
(512)Fs
-
-
1
ns
(256)Fs
8
DS520PP1

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]