STV-USB-VGA-R01 データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

一致するリスト

STV-USB-VGA-R01

USB CIF/VGA Digital Camera Chipset

STMicroelectronics 

Customer Datasheet, Rev 3.1, 29 November 2000

STV0672-chipsetf-3-1.fm

SCK

SUSPEND

IMAGE

FORMAT

EXPOSURE

CONTROL

OFFSET

CANCELLATION

SERIAL

INTERFACE

SSDA

SSCL

Y-

DECODER

PHOTO DIODE

ARRAY

OUTPUT

FORMAT

D[4:0]

VREGS,

AUDIO AMP.,

& REFS

Column ADC

X-Decoder

SRAM line store

Readout

Structure

Digital Logic

Analogue Core

Figure 4 : Block Diagram of VV6410/VV6500 Image Sensor (5-wire output)

2.5.1 Image Format

The output image format is either CIF (352 x 288 pixel array) or VGA (640 x 480 pixel array). To provide the colour co-processor

with the extra information it needs for interpolation at the edges of the VV6410/VV6500 pixel array, an additional border 2 pixels

deep on all 4 sides of the array is enabled under serial interface control. The resulting image size of 356 x 292 pixels (or 644 x

484 pixels for VGA) is the default power up state for this sensor. The pixel array is covered by a set of Bayer pattern colour dyes,

see Figure 5 for details.

.

Odd

Even

Columns Columns

(1,3,5,...) (2, 4, 6,...)

Odd Rows

(5, 7, 9,...) Green 1 Red

Even Rows

(4, 6, 8,...)

Blue Green 2

Figure 5 : Bayer Colourisation Pattern

2.6 Power Management

All the power management for the chipset is controlled by the sensor. A series of on board voltage regulators regulate the

incoming VBUS supply to derive all the necessary power supplies required by the camera chipset.

The chipset conforms to all power requirements specified by USB Version 1.1.

29 November 2000

9/41

Commercial in confidence

Share Link: