PI6C9910 データシートの表示（PDF） - Pericom Semiconductor
部品番号
コンポーネント説明
一致するリスト
PI6C9910 Datasheet PDF : 6 Pages
| |||
PI6C9910 1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
Zero-Delay Clock Buffer
Features
Zero input to output delay
Eight clock copies from one clock input
15 - 80 MHz output operation
Fifty percent duty cycle
Low skew (< 250ps typ.)
VCC = 5.0V +/- 10%, TA = 0° to 70°
Low jitter (< 250 ps cycle to cycle), < 60ps RMS
Low noise unbalanced drive outputs (PI6C9910-5)
Low noise balanced drive outputs (PI6C9910A)
Packages available:
24-pin 300 mil wide SOIC (S)
24-pin 209 mil wide SSOP (H)
Compatible with Cypress CY7B9910-5
Test Mode
In normal operation the TEST pin is tied to ground. For testing
purposes it can have a removable jumper to ground or a 100Ω
pull-down resistor. When the TEST pin is driven HIGH, the VCO
output is disconnected, and all eight outputs (Q0-Q7) are directly
driven from the REF input.
Description
The PI6C9910 is a low-skew clock driver designed to simplify
clock distribution in systems requiring near synchronous clocks. A
typical application is in SDRAM modules. Each of the eight
outputs (Q0-Q7) can drive individual 50Ω transmission lines with
minimal distortion or skew, and full 5V swing.
An on-chip phase-locked loop (PLL) synchronizes the feedback
(FB) to the reference (REF) input, achieving zero-delay buffered
outputs.
Inserting an external counter between any of the Qx outputs and the
FB pin allows for generation of eight synchronous clock copies
whose frequency is a multiple of a lower frequency REF input.
The voltage-controlled oscillator (VCO) frequency is determined
by the filtered ouput coming from the Phase/Frequency Detector.
The frequency select (FS) input sets the VCO operating range.
PI6C9910-5 has unbalanced output drivers (TTL), and is fully
compatible with the Cypress CY7B9910-5. The PI6C9910A features
balanced-drive outputs (CMOS) for improved rise/fall time
symmetry.
The FS and TEST inputs have internal pull-up resistors.
Block Diagram
TEST
FB
REF
FS
Phase
Freq.
Det
Filter
Pinout
Voltage
Controlled
Oscillator
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
REF
VCCQ
FS
NC
VCCQ
VCCN
Q0
Q1
GND
Q2
Q3
VCCN
1
24
2
23
3
22
4
21
5 24-Pin 20
6 S, H 19
7
18
8
17
9
16
10
15
11
14
12
13
GND
TEST
NC
GND
VCCN
Q7
Q6
GND
Q5
Q4
VCCN
FB
108
PS8341B 03/05/99
Share Link: 