STPCI2(2002) データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

メーカー

STPCI2
(Rev.:2002)

X86 Core PC Compatible System-on-Chip for Terminals

STMicroelectronics 

GENERAL DESCRIPTION

1.7. CLOCK TREE

The STPC Atlas integrates many features and

generates all its clocks from a single 14MHz

oscillator. This results in multiple clock domains as

described in Figure 1-2.

The speed of the PLLs is either fixed (DEVCLK),

either programmable by strap option (HCLK)

either programmable by software (DCLK, MCLK).

When in synchronized mode, MCLK speed is fixed

to HCLKO speed and HCLKI is generated from

MCLKI.

Figure 1-2. STPC Atlas clock architecture

VCLK

DCLK

MCLKO

MCLKI

VIP

CRTC,Video,TFT

48MHz DEVCLK

PLL

DCLK

PLL

MCLK

PLL

SDRAM controller

GE, LDE, AFE

HCLK HCLKO

PLL

1/6

1/26

1/4

UARTs

USB

1/2

// Port

ISA

CPU

x2

PCMCIA

IPC

North Bridge

Kbd/Mouse

Host

South Bridge

Local Bus

PWM

1/2

1/3

1/2 1/4

HCLKI

DEVCLK

(24MHz)

XTALO

XTALI

14.31818 MHz

OSC14M ISACLK

(14MHz)

PCICLKI

HCLK

PCICLKO

8/111

Issue 1.0 - July 24, 2002

Share Link: