MM74HC86CW データシートの表示（PDF） - Fairchild Semiconductor
部品番号
コンポーネント説明
一致するリスト
MM74HC86CW Datasheet PDF : 6 Pages
| |||
September 1983
Revised February 1999
MM74HC86
Quad 2-Input Exclusive OR Gate
General Description
The MM74HC86 EXCLUSIVE OR gate utilizes advanced
silicon-gate CMOS technology to achieve operating
speeds similar to equivalent LS-TTL gates while maintain-
ing the low power consumption and high noise immunity
characteristic of standard CMOS integrated circuits. These
gates are fully buffered and have a fanout of 10 LS-TTL
loads. The 74HC logic family is functionally as well as pin
out compatible with the standard 74LS logic family. All
inputs are protected from damage due to static discharge
by internal diode clamps to VCC and ground.
Features
s Typical propagation delay: 9 ns
s Wide operating voltage range: 2–6V
s Low input current: 1 µA maximum
s Low quiescent current: 20 µA maximum (74 Series)
s Output drive capability: 10 LS-TTL loads
Ordering Code:
Order Number Package Number
Package Description
MM74HC86M
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
MM74HC86SJ
M14D
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC86MTC
MTC14
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC86N
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Pin Assignments for DIP, SOIC, SOP and TSSOP
Truth Table
Top View
Inputs
A
B
L
L
L
H
H
L
H
H
Outputs
Y
L
H
H
L
Y = A ⊕ B = A B + AB
© 1999 Fairchild Semiconductor Corporation DS005305.prf
www.fairchildsemi.com
Share Link: 