HD74AC107 データシートの表示（PDF） - Hitachi -> Renesas Electronics

部品番号

コンポーネント説明

一致するリスト

HD74AC107

Dual JK Flip-Flop (with Separate Clear and Clock)

Hitachi -> Renesas Electronics 

HD74AC107/HD74ACT107

Dual JK Flip-Flop (with Separate Clear and Clock)

Description

The HD74AC107/HD74ACT107 dual JK master/slave flip-flops have a separate clock for each flip-flop.

Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the

coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

1) isolate slave from master; 2) enter information from J and K inputs to master; 3) disable J and K inputs;

4) transfer information from master to slave.

Features

• Outputs Source/Sink 24 mA

• HD74ACT107 has TTL-Compatible Inputs

Pin Arrangement

J1 1

Q1 2

Q1 3

K1 4

Q2 5

Q2 6

GND 7

(Top view)

14 VCC

13 CD1

12 CP1

11 K2

10 CD2

9 CP2

8 J2

Share Link: