データシート検索エンジンとフリーデータシート
部品番号
コンポーネント説明
NM24C08UFM8X データシートの表示(PDF) - Fairchild Semiconductor
部品番号
コンポーネント説明
一致するリスト
NM24C08UFM8X
8K-Bit Serial EEPROM 2-Wire Bus Interface
Fairchild Semiconductor
NM24C08UFM8X Datasheet PDF : 13 Pages
1
2
3
4
5
6
7
8
9
10
Next
Last
Write Cycle Timing
SCL
SDA
8th BIT
ACK
Note:
WORD n
tWR
STOP
START
CONDITION
CONDITION
The write cycle time (t
WR
) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle.
Data Validity (Figure 2)
DS800009-10
SCL
SDA
DATA STABLE DATA
CHANGE
Start and Stop Definition (Figure 3)
SCL
SDA
START
CONDITION
Acknowledge Response from Receiver (Figure 4)
SCL FROM
MASTER
DATA OUTPUT
FROM
TRANSMITTER
DATA OUTPUT
FROM
RECEIVER
1
START
DS800009-11
STOP
CONDITION
DS800009-12
8
9
ACKNOWLEDGE
DS800009-13
8
NM24C08U/09U Rev. B.1
www.fairchildsemi.com
Share Link:
datasheetbank.com [
Privacy Policy
]
[
Request Datasheet
] [
Contact Us
]