datasheetbank_Logo     データシート検索エンジンとフリーデータシート
ホーム  >>>  Motorola  >>> SN54LS109A PDF

SN54LS109A データシート - Motorola => Freescale

部品番号コンポーネント説明メーカー
SN54LS109A DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP Motorola
Motorola => Freescale Motorola
その他の PDF  利用不可。
SN54LS109A データシート PDF : SN54LS109A pdf   
SN74LS109N image

DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY

The SN54/74LS109A consists of two high speed completely independent transition clocked JKflip-flops. The clocking operation is independent of rise andfall times of the clock waveform. The JKdesignallows operation as a D flip-flop by simply connecting the J and Kpins together.

 

ページリンク(HTML): 1  2  3  4 

 

SN54LS109Aと関連しているデータシートの一覧

部品番号コンポーネント説明PDFメーカー
MC74AC109ML1 Dual JK Positive Edge-Triggered Flip-Flop MC74AC109ML1 View ON Semiconductor
74F109 Dual JK Positive Edge-Triggered Flip-Flop 74F109 View Fairchild Semiconductor
SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop SN74LS109A View ON Semiconductor
DV74AC109 Dual JK Positive Edge-Triggered Flip-Flop DV74AC109 View AVG Semiconductors=>HITEK
74AC109 Dual JK Positive Edge−Triggered Flip−Flop 74AC109 View ON Semiconductor
HD74AC112 Dual JK Negative Edge-Triggered Flip-Flop HD74AC112 View Hitachi -> Renesas Electronics
74AC109 Dual JK Positive Edge-Triggered Flip-Flop 74AC109 View Fairchild Semiconductor
DV74AC112 Dual JK Negative Edge-Triggered Flip-Flop DV74AC112 View AVG Semiconductors=>HITEK
74F113 Dual JK Negative Edge-Triggered Flip-Flop 74F113 View Fairchild Semiconductor
74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears 74F114 View Fairchild Semiconductor

Share Link : 

English 简体中文 한국어 русский español


All Rights Reserved © datasheetbank.com 2014 - 2019  [ 個人情報保護方針 ] [ リクエストデータシート ]