

CMOS STATIC RAMS 64K (16K x 4-BIT)

Added Chip Select and Output Controls

IDT7198S IDT7198L

FEATURES:

- Fast Output Enable (OE) pin available for added system flexibility
- Multiple Chip Selects (CS1, CS2) simplify system design and operation
- High speed (equal access and cycle times)
 Military: 20/25/35/45/55/70/85ns (max.)
- Low power consumption
- Battery back-up operation—2V data retention (L version only)
- 24-pin CERDIP, high-density 28-pin leadless chip carrier, and 24-pin CERPACK packaging available
- Produced with advanced CMOS technology
- · Bidirectional data inputs and outputs
- Inputs/outputs TTL-compatible
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7198 is a 65,536 bit high-speed static RAM orga-

nized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability technology—CMOS. This state-of-theart technology, combined with innovative circuit design techniques, provides a cost effective approach for memory intensive applications.


Access times as fast as 20ns are available. The IDT7198 offers a reduced power standby mode, IsB1, which is activated when $\overline{\text{CS}}_1$ or $\overline{\text{CS}}_2$ goes HIGH. This capability decreases power, while enhancing system reliability. The low-power version (L) also offers a battery backup data retention capability where the circuit typically consumes only $30\mu\text{W}$ when operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5V supply.

The IDT7198 is packaged in either a 24-pin ceramic DIP, 28-pin leadless chip carrier, and 24-pin CERPACK.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MEMORY CONTROL

The IDT7198 64K high-speed CMOS static RAM incorporates two additional memory control features (an extra chip select and an output enable pin) which offer additional benefits in many system memory applications.


Both chip selects, Chip Select 1 (\overline{CS} 1) and Chip Select 2 (\overline{CS} 2), must be LOW to select the memory. If either chip select is pulled HIGH, the memory will be deselected and remain in the standby mode. This dual chip select feature (\overline{CS} 1, \overline{CS} 2) also brings the convenience of improved system speeds to the large memory designer by reducing the external logic required to perform decoding.

PIN DESCRIPTIONS


Name	Description
A0-A13	Address Inputs
CS ₁	Chip Select 1
CS ₂	Chip Select 2
WE	Write Enable
ŌĒ	Output Enable
I/O0–I/O3	Data I/O
VCC	Power
GND	Ground

2985 tbl 01

PIN CONFIGURATIONS



DIP/SOJ/CERPACK TOP VIEW



TRUTH TABLE(1)

Mode	CS ₁	CS ₂	WE	ŌĒ	1/0	Power
Standby	Н	Х	Х	Х	High-Z	Standby
Standby	Х	Н	Х	Х	High-Z	Standby
Read	L	L	Н	L	Douт	Active
Write	L	L	L	Х	DIN	Active
Read	L	L	Н	Н	High-Z	Active

NOTE:

1. H = VIH, L = VIL, X = don't care.

2985 tbl 02

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
Tstg	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	50	mA

NOTE:

2985 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0	V
VIL	Input Low Voltage	$-0.5^{(1)}$	_	0.8	V

NOTE:

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	−55°C to +125°C	0V	5V ± 10%

2985 tbl 06

CAPACITANCE (TA = +25°C, f = 1.0MHz, VCC = 0V)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 0V	7	pF	
CI/O	I/O Capacitance	Vout = 0V	7	pF	

NOTE:

2985 tbl 04

DC ELECTRICAL CHARACTERISTICS

Vcc = 5.0V ± 10%, Military Temperature Range Only

			IDT7198S		IDT7	198L	
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	10	_	5	μА
ILO	Output Leakage Current	VCC = Max., \overline{CS} = VIH, VOUT = GND to VCC	_	10	_	5	μА
VoL	Output Low Voltage	IoL = 10mA, Vcc = Min.		0.5	_	0.5	V
		IoL = 8mA, Vcc = Min.	_	0.4	_	0.4	
Vон	Output High Voltage	IOH = -4mA, $VCC = Min$.	2.4	_	2.4	_	V

2985 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2985 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load (for tcLz1, 2, toLz, tcHz1, 2, toHz, tow and twHz)

6.4

3

²⁹⁸⁵ tbl 05

^{1.} VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

This parameter is determined by device characterization, but is not production tested.

^{*}Includes scope and jig capacitances

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

			7198S20 7198L20	7198S25 7198L25	7198S35 7198L35	7198S45 7198L45	7198S55/70 7198L55/70	7198S85 7198L85	
Symbol	Parameter	Power	Military	Military	Military	Military	Military	Military	Unit
ICC1	Operating Power Supply Current, CS1 and	S	105	105	105	105	105	105	mA
	$\overline{\text{CS}}_2 \le \text{VIL}$, Outputs Open VCC = Max., f = $0^{(2)}$	L	80	80	80	80	80	80	
ICC2	Dynamic Operating Current, CS1 and	S	160	155	140	140	140	140	mA
\ \	$\overline{CS}_2 \le V_{IL}$, Outputs Open $VCC = Max.$, $f = f_{MAX}^{(2)}$	L	130	120	115	110	110	105	
ISB	Standby Power Supply	Ø	70	60	50	50	50	50	mA
	Current (TTL Level), \overline{CS}_1 or $\overline{CS}_2 \ge VIH$, $VCC = Max.$, Outputs Open, $f = fMax^{(2)}$	L	50	40	35	35	35	35	
ISB1	Full Standby Power Supply_Current (CMOS	S	25	20	20	20	20	20	mA
	Level) \overline{CS}_1 or $\overline{CS}_2 \ge VHC$, $VCC=Max.$, $VIN \ge VHC$ or $VIN \le VLC$, $f = 0^{(2)}$	L	1.5	1.5	1.5	1.5	1.5	1.5	

NOTES:

1. All values are maximum guaranteed values. 2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/trc. f = 0 means no input lines change.

DATA RETENTION CHARACTERISTICS OVER MILITARY TEMPERATURE RANGE

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

				Typ. ⁽¹⁾ Vcc @		M Vc		
Symbol	Parameter	Test Condition	Min.	2.0v	3.0V	2.0V	3.0V	Unit
Vdr	Vcc for Data Retention	_	2.0	_	_	_	_	V
ICCDR	Data Retention Current		_	10	15	600	900	μΑ
tcdr ⁽³⁾	Chip Deselect to Data Retention Time	\overline{CS} 1 or \overline{CS} 2 \geq VHC VIN \geq VHC or \leq VLC	0	_	_	_	_	ns
tR ⁽³⁾	Operation Recovery Time		trc(2)	_	_	_	_	ns
ILI ⁽³⁾	Input Leakage Current		_	_	_	2	2	μΑ


NOTES:

2985 tbl 09

2985 tbl 06

- 1. $TA = +25^{\circ}C$.
- 2. tRC = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization but is not production tested.

LOW Vcc DATA RETENTION WAVEFORM



2985 tbl 11

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, Military Temperature Range)


					7198S25 7198L25		7198S35/45 7198L35/45		7198S55 7198L55		7198S70 7198L70		7198S85 7198L85	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle													
tRC	Read Cycle Time	20	_	25	_	35/45	_	55	_	70	_	85	_	ns
tAA	Address Access Time	_	19	_	25	_	35/45	_	55	_	70	_	85	ns
tACS1,2 ⁽¹⁾	Chip Select-1,2 Access Time	_	20	_	25	_	35/45	_	55	_	70	_	85	ns
tCLZ1,2 ⁽²⁾	Chip Select-1,2 to Output in Low-Z	5	l	5		5	_	5		5		5	1	ns
toE	Output Enable to Output Valid	_	9	_	11	_	20/25		35	_	45		55	ns
toLZ ⁽²⁾	Output Enable to Output in Low-Z	5		5		5	_	5		5	-	5		ns
tCHZ1,2 ⁽²⁾	Chip Select 1,2 to Output in High-Z	_	8	_	10	_	14	_	20	_	25	_	30	ns
toHZ ⁽²⁾	Output Disable to Output in High-Z	_	8	_	9	_	15		20	_	25	_	30	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	5	_	5	_	ns
tPU ⁽²⁾	Chip Select to Power Up Time	0		0		0	_	0		0	_	0		ns
tPD ⁽²⁾	Chip Deselect to Power Down Time	_	20	_	25	_	35/45	_	55	_	70	_	85	ns

NOTES:

1. Both chip selects must be active low for the device to be selected.

2. This parameter is guaranteed by device characterization but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




NOTES:


- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected, \overline{CS}_1 is LOW, \overline{CS}_2 is LOW.
- 3. Address valid prior to or coincident with \overline{CS}_1 and or \overline{CS}_2 transition LOW.
- 4. $\overline{\text{OE}}$ is LOW.
- 5. Transition is measured $\pm 200 \text{mV}$ from steady state voltage.

6.4 5

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



NOTES:

- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected, \overline{CS}_1 is LOW, \overline{CS}_2 is LOW.
- 3. Address valid prior to or coincident with $\overline{CS_1}$ and or $\overline{CS_2}$ transition LOW.
- 4. $\overline{\mathsf{OE}}$ is LOW.
- 5. Transition is measured ±200mV from steady state voltage.

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		_				7198S55 7198S70 7198L55 7198L70			7198S85 7198L85					
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	rcle													
twc	Write Cycle Time	17	_	20	_	30/40	_	50	_	60	_	75	_	ns
tCW1,2 ⁽¹⁾	Chip Select to End-of-Write	17	_	20	_	25/35	_	50	_	60	_	75	_	ns
taw	Address Valid to End-of-Write	17	_	20	_	25/35	_	50	_	60	_	75	_	ns
tas	Address Set-up Time	0	_	0	_	0	-	0	_	0	_	0	_	ns
twp	Write Pulse Width	17	_	20	_	25/35	_	50	_	60	_	75	_	ns
tWR1,2	Write Recovery Time	0	_	0	_	0	_	0	_	0	_	0	_	ns
twnz ⁽²⁾	Write Enable to Output in High-Z	_	5/6	_	7	_	10/15	_	25	_	30	_	40	ns
tow	Data Valid to End-of-Write	10	_	13	_	15/20	_	25	_	30	_	35	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	0	_	0	_	ns
tow ⁽²⁾	Output Active from End-of-Write	5	_	5	_	5	_	5		5	_	5	_	ns


NOTES:

2985 tbl 12


6

- 1. Both chip selects must be active low for the device to be selected.
- 2. This parameter is guaranteed by device characterization but is not production tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 3, 7)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1)



NOTES:

- 1. \overline{WE} , \overline{CS}_1 or \overline{CS}_2 must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW WE, a LOW CS1 and a LOW CS2.
- 3. twn is measured from the earlier of \overline{CS}_1 , \overline{CS}_2 or \overline{WE} going HIGH to the end of the write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
 If the CS LOW transition occurs simultaneously with or after the WE LOW transition, outputs remain in the high-impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of twp or (twhz + tow) to allow the I/O drivers to turn off and data to be placed on the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

ORDERING INFORMATION

