datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  ISSI  >>> IS42S16128 PDF

IS42S16128 Datasheet PDF - Integrated Silicon Solution

部品番号
コンポーネント説明
メーカー
Other PDF
  no available.
PDF
IS42S16128 Datasheet PDF : IS42S16128 pdf     
IS42S16128-10T image

DESCRIPTION
ISSI's 4Mb Synchronous DRAM IS42S16128 is organized as a 131072-word x 16-bit x 2-bank for improved performance. The synchronous DRAMs achieve high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input.

FEATURES
• Clock frequency: 125 MHz, 100 MHz, 83 MHz
• Two banks can be operated simultaneously and independently
• Single 3.3V power supply
• LVTTL interface
• Programmable burst length – (1, 2, 4, 8, full page)
• Programmable burst sequence: Sequential/Interleave
• Auto refresh, self refresh
• 1K refresh cycles every 16 ms
• Random column address every clock cycle
• Programmable CAS latency (2, 3 clocks)
• Burst read/write and burst read/single write operations capability
• Byte controlled by LDQM and UDQM
• Package 400-mil 50-pin TSOP II

 

Page Link's: 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51 
 

Share Link: 

English 한국어 日本語 русский español