datasheetbank_Logo     データシート検索エンジンとフリーデータシート
HOME  >>>  Fairchild  >>> GTLP16T1655_00 PDF

GTLP16T1655_00 Datasheet PDF - Fairchild Semiconductor

部品番号コンポーネント説明メーカー
GTLP16T1655_00 16-Bit LVTTL/GTLP Universal Bus Transceiver Fairchild
Fairchild Semiconductor Fairchild
Other PDF  no available.
GTLP16T1655_00 Datasheet PDF : GTLP16T1655_00 pdf   
GTLP16T1655_00 image

General Description
The GTLP16T1655 is a 16-bit universal bus transceiver that provides LVTTL to GTLP signal level translation. It allows for transparent, latched and clocked modes of data transfer. The device provides a high speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP logic levels. High speed backplane operation is a direct result of GTLP’s reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD8-3.
Fairchild’s GTLP has internal edge-rate control and is process, voltage, and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output LOW level is typically less than 0.5V, the output level HIGH is 1.5V and the receiver threshold is 1.0V.

Features
■ Bidirectional interface between GTLP and LVTTL logic levels
■ Variable Edge Rate Control pin to select desired edge
   rate on the GTLP backplane (VERC)
■ Partitioned as two 8-Bit transceivers with individual latch
   timing and output control but with a common clock.
■ Power up/down high impedance for live insertion.
■ External pin to pre-condition I/O GTLP and LVTTL logic levels
■ Bus-hold data inputs on the A-Port eliminates the need
   for external pull-up resistors on unused inputs
■ LVTTL compatible driver and control inputs
■ Flow through pinout optimizes PCB layout
■ Open drain on GTLP to support wired-or connection
■ A Port source/sink −24 mA/+24 mA
■ B Port sink +100mA
■ D-type flip-flop, latch and transparent data paths
■ −40°C to 85°C Temperature capability
■ Available in TSSOP

Page Links : 1  2  3  4  5  6  7  8  9  10  11  12  13  14 

 

Other manufacturer searches related to GTLP16T1655_00

部品番号コンポーネント説明PDFメーカー
SN74GTLPH16612 18-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER SN74GTLPH16612 View Texas Instruments
GTLP16612AA CMOS 18-Bit TTL/GTLP Universal Bus Transceiver GTLP16612AA View Pericom Semiconductor
74GTL1655 16-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER WITH LIVE INSERTION 74GTL1655 View Texas Instruments
74GTL1655 16-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER WITH LIVE INSERTION 74GTL1655 View Texas Instruments
74GTL1655TTR 16 BIT LVTTL TO GTL/GTL + UNIVERSAL BUS TRANSCEIVERS WITH LIVE INSERTION 74GTL1655TTR View STMicroelectronics
74GTL1655A 16 BIT LVTTL TO GTL/GTL + UNIVERSAL BUS TRANSCEIVERS WITH LIVE INSERTION 74GTL1655A View STMicroelectronics
GTL16616 17-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS GTL16616 View Texas Instruments
FB1653 17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE FB1653 View Texas Instruments
FB1653 17-BIT LVTTL/BTL UNIVERSAL STORAGE TRANSCEIVER WITH BUFFERED CLOCK LINE FB1653 View Texas Instruments
SN54GTL16612A 18-BIT LVTTL-TO-GTL+ UNIVERSAL BUS TRANSCEIVERS SN54GTL16612A View Texas Instruments

Share Link : 

English 한국어 日本語 русский español


All Rights Reserved© datasheetbank.com 2015 - 2020 [ 個人情報 保護方針 ] [ リクエストデータシート ]