datasheetbank_Logo     データシート検索エンジンとフリーデータシート
ホーム  >>>  Fairchild  >>> FAN1654 PDF

FAN1654 データシート - Fairchild Semiconductor

部品番号コンポーネント説明メーカー
FAN1654 1.5A LDO, DDR Bus Termination Regulator Fairchild
Fairchild Semiconductor Fairchild
その他の PDF  利用不可。
FAN1654 データシート PDF : FAN1654 pdf   
FAN1654 image

Description
The FAN1654 is a low-cost bi-directional LDO specifically designed for terminating DDR memory bus. It can both sink and source up to 1A continuous, 1.5A peak, providing enough current for most DDR applications. Load regulation meets the JEDEC spec, VTT = (VDDQ/2) ± 40mV.

Features
• Sinks and sources 1A continuous, 1.5A peak
• -40°C to +125°C Operating Range
• Load regulation: (VDDQ/2) ± 40mV
• 5mA VREF buffer tracks VTT
• On-chip thermal limiting
• Power-enhanced eTSSOP™-16 package
• Low Current Shutdown Mode
• Output Short Circuit Protection

Applications
• DDR terminators

 

Other manufacturer searches related to FAN1654

部品番号コンポーネント説明PDFメーカー
CM3107 2 Amp Source/ Sink Bus Termination Regulator for DDR Memory and Front Side Bus Applications CM3107 View California Micro Devices Corp
AP1250GH 1.5A / 3A Bus Termination Regulator AP1250GH View Advanced Power Electronics Corp
LP2994 DDR Termination Regulator LP2994 View National ->Texas Instruments
RT9173/ACM5 1.5A/3A Bus Termination Regulator RT9173/ACM5 View Richtek Technology
TPS51100 3-A SINK/SOURCE DDR TERMINATION REGULATOR TPS51100 View Texas Instruments
TPS51200 Sink and Source DDR Termination Regulator TPS51200 View Texas Instruments
LP2996 DDR Termination Regulator LP2996 View National ->Texas Instruments
RT9005A DDR VDDQ and Termination Voltage Regulator RT9005A View Richtek Technology
AIC1384 DDR Termination Regulator AIC1384 View Analog Intergrations
TPS51206 2-A Peak Sink / Source DDR Termination Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and DDR4 TPS51206 View Texas Instruments

Share Link : 

English 简体中文 한국어 русский español


All Rights Reserved © datasheetbank.com 2014 - 2019  [ 個人情報保護方針 ] [ リクエストデータシート ]